| Home -- Hierarchy -- Packages -- Entities -- Instantiations -- Sources |
Synthesizable Dual Bidirectionsal I/O Port
Defined in VHDL/ioport.vhd
Author: John E. Kent
Version: 1.2 from 30 May 2010
ioport is a dual bi-directional 8 bit I/O port written in VHDL.
| library ieee | |
| use ieee.std_logic_1164.all | |
| use ieee.std_logic_unsigned.all |
| clk | in | std_logic |
| rst | in | std_logic |
| cs | in | std_logic |
| rw | in | std_logic |
| addr | in | std_logic_vector(1 downto 0) |
| data_in | in | std_logic_vector(7 downto 0) |
| data_out | out | std_logic_vector(7 downto 0) |
| porta_io | inout | std_logic_vector(7 downto 0) |
| portb_io | inout | std_logic_vector(7 downto 0) |