Home    --    Hierarchy    --    Packages    --    Entities    --    Instantiations    --    Sources

Entity work.mul32

Synthesizable 32 bit Multiplier Register for Spartan 3/3E

Defined in VHDL/mul32.vhd

Author: John E. Kent
Version: 0.2 from 2010-06-17

Architectures

rtl

Instantiated in...

work.unicpu09 (RTL)

Libraries and global use clauses

library ieee
use ieee.std_logic_1164.all
use ieee.std_logic_unsigned.all
library unisim
use unisim.vcomponents.all

Ports

clk instd_logic
rst instd_logic
cs instd_logic
rw instd_logic
addr instd_logic_vector(3 downto 0)
dati instd_logic_vector(7 downto 0)
dato outstd_logic_vector(7 downto 0)

Generated on 1 Jan 2018 19:48:42 with VHDocL V0.2.6